Cadence: Genus synthesis solution improves multi-functional printer SoCs design development

Cadence Design Systems announced that Fuji Xerox used the Cadence Genus Synthesis Solution to improve the development of its multi-functional printer SoCs. The Cadence solution enabled Fuji Xerox to reduce its timing closure schedule more than 50 percent and achieve up to 16 percent area reduction for its sub-blocks, resulting in an eight percent total chip area reduction when compared with its previous solution.

Fuji Xerox employed the Genus Synthesis Solution’s innovative earlyphysical flow, which rapidly models physical effects such as placement androuting from the earliest stages of logic synthesis. This capability helped them minimize gate area of SoC while also meeting performance targets, which led to improved power, performance and area and faster time to market. Additionally, the Cadence solution’s accurate physical effect modeling improved performance correlation to place and route, which allowed Fuji-Xerox design engineers to close the design more easily, reduce the turnaround time (TAT) iterations with their ASIC vendor and shorten the overall development schedule.

The Genus Synthesis Solution is a next-generation RTL synthesis and physical synthesis engine that addresses the productivity challenges faced by SoC designers. It is a part of the Cadence digital design platform that supports the company’s overall System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

E-Mail Newsletters

nlsc240

Our 3 E-Mail Newsletters: EETimes/EDN Europe, Embedded News and Power Electronics News inform about the latest news in technology and products, as well as technical know-how like white papers, webinars, articles, etc.


B & S / ECE Magazine

- latest issue is online now -

June 2018

Content Highlights

Cover Story

The challanges of IoT security and how to harden the edge

Download now


wholesale jerseys