Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard

Cadence Design Systems has achieved the industry’s first comprehensive “Fit for Purpose - Tool Confidence Level 1 (TCL1)” certification from TÜV SÜD, enabling automotive semiconductor manufacturers, OEMs and component suppliers to meet stringent ISO 26262 automotive safety requirements. To achieve certification, Cadence provided its tool and flow documentation to TÜV SÜD for evaluation, and TÜV SÜD confirmed the Cadence flows are fit for use with ASIL A through ASIL D automotive design projects. The functional safety documentation kits cover analog and mixed-signal, digital front-end and verification, digital implementation and signoff, and PCB flows comprised of nearly 40 tools, offering the broadest EDA-certified tool and flow documentation to support the automotive industry.

Based on the growing importance of EDA solutions for the automotive safety market, both TÜV SÜD and Cadence determined that it was necessary to add a new certification level to further ease the automotive chip designer’s process for achieving ISO 26262 compliance. The Cadence flow-level certification is verifiable via the TÜV SÜD certification database. Under this new certification model, certificates have been issued for each tool flow documentation kit and have a five-year validity. TÜV SÜD plans to review updates to the tool flows and their impact on ISO 26262 compliance at least once a year. 

The tool flow documentation that achieved the TÜV SÜD “Fit for Purpose - TCL1” certification and is included with Cadence Automotive Functional Safety Kits is as follows:

  • PCB design and verification flow: This new certification for PCB design includes everything from design authoring to simulation to physical realization and verification using the Cadence OrCAD, PSpice and Allegro product suites. The high-performance design entry, simulation and layout editing tools included with these suites provide an integrated environment for design engineers to validate the safety specifications against individual circuit specifications for design confidence.
  • Analog/mixed-signal design, implementation and verification flow: This flow brings transistor-level designs from creation and simulation through physical implementation and verification using the Cadence Virtuoso ADE Product Suite and the Spectre Circuit Simulation Platform. The Cadence Virtuoso ADE Verifier provides design engineers with an integrated means to validate the safety specifications against individual circuit specifications for design confidence.
  • Digital implementation and signoff flow: This flow covers RTL-to-GDSII implementation and signoff. The Cadence Virtuoso Liberate Characterization Solution is new to this flow and is incorporated with the 13 other pre-existing tools including the Cadence Innovus Implementation System, Genus Synthesis Solution, Modus Test Solution, Tempus Timing Signoff Solution, Quantus QRC Extraction Solution and Voltus IC Power Integrity Solution for the implementation and signoff of automotive designs.

The digital front-end design and verification flow’s documentation kit has been evaluated and confirmed to be compliant with ISO 26262, and is expected to achieve certification during Q4 2017. The flow documentation kit covers specification to RTL design to verification. The front-end digital tools include the Cadence Genus Synthesis Solution and Conformal Equivalence Checker. Functional and safety verification capabilities are provided by the Cadence Verification Suite, which includes the Cadence JasperGold Formal Verification Platform, Xcelium Parallel Logic Simulator (to be added to the flow documentation in Q4 2017), Palladium Z1 Enterprise Emulation Platform, Protium FPGA-Based Prototyping Platform, vManager Metric-Driven Signoff Platform and the Indago Debug Platform (to be added to the flow documentation in Q4 2017). 

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

Arduino CEO Fabio Violante on their migration upwards in engineering

In this video Arduino CEO Fabio Violante talks about their ambitious migration upwards in engineering solutions and products with Alix Paultre in Tegernsee, Germany. Arduino, long known for their deve...


Silicon Lab CEO Tyson Tuttle talks about their wireless IoT portfolio

In this video Silicon Lab's Tyson Tuttle talks to Alix Paultre about their new wireless IoT portfolio. Wireless Xpress provides a configuration-based development environment, with certified Blueto...


Keysight's Joachim Peerlings talks about the new UXR series Oscilloscope

In this video Keysight's Joachim Peerlings talks about the new UXR series Oscilloscope with Alix Paultre at their launch event in Munich. The Infiniium UXR-Series of oscilloscopes has models rangi...


BrainChip explains their new Neuromorphic System-on-Chip

In this video, Bob Beachler of BrainChip talks to Alix Paultre about their latest single-chip neural network technology.  Spiking neural networks (SNNs) are inherently lower power than traditiona...


Vincotech – EMPOWERING YOUR IDEAS

In this video the Vincotech team walks us through the most important topics displayed on their booth at PCIM Europe 2018. It also explains why Vincotech is First in SiC Modules. Being very flexible in...


Microchip talks about their latest secure microcontroller

Microchip's new SAM L10 and SAM L11 families of 32-bit microcontrollers (MCUs) address the growing need for security in Internet of Things (IoT) endpoints by protecting against the increasing the ...


E-Mail Newsletters

nlsc240

Our 3 E-Mail Newsletters: EETimes/EDN Europe, Embedded News and Power Electronics News inform about the latest news in technology and products, as well as technical know-how like white papers, webinars, articles, etc.


B & S / ECE Magazine

- latest issue is online now -

November 2018

Content Highlights

Cover Story

Internet-connected displays make the industrial IoT more visible

Download now


wholesale jerseys