Cadence: Xcelium logic simulation technology for Arm-based servers

Cadence Design Systems and Arm announced early access to the Cadence Xcelium Parallel Logic Simulation on Arm-based servers, providing a first-of-its-kind low-power, high-performance simulation solution for the electronics industry.

Prior to manufacturing, verifying that SoC designs function correctly is a massive task accounting for over 70 percent of the EDA compute workload, and is a key driver for growth and transformation of the datacenter. The Xcelium simulation runs natively on Arm-based servers delivering significant power and capacity benefits, executing both high-throughput and long-latency workloads to reduce overall SoC verification time and costs.

The Xcelium simulator, part of the Cadence Verification Suite, improves runtime through optimized single-core simulation and innovative multi-core simulation. It provides up to 2X speedup for single-core, and 3X to 10X speedup for multi-core simulation tasks compared to previous simulators, reducing long-latency SoC tests and shortening overall time to market. Running the Xcelium simulator on Arm-based servers allows systems and semiconductor companies to best utilize the available cores within those servers to achieve the fast verification that advanced-node designs require. Additionally, the simulator provides automatic partitioning of design and verification testbench codes for fast execution on multi-core servers.

Arm-based servers deliver the high-core density needed to enable accelerated simulation, allowing designers to complete their verification faster. When running single-core workloads, Arm-based servers are able to execute more Xcelium jobs within the same datacenter footprint. When running long-latency workloads, they are able to provide more cores for the parallel simulation. Together, the Xcelium simulator running on Arm-based servers maintain the throughput required to develop leading-edge SoCs and also reduce the total cost of ownership for the datacenter.

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

E-Mail Newsletters

nlsc240

Our 3 E-Mail Newsletters: EETimes/EDN Europe, Embedded News and Power Electronics News inform about the latest news in technology and products, as well as technical know-how like white papers, webinars, articles, etc.


B & S / ECE Magazine

- latest issue is online now -

June 2018

Content Highlights

Cover Story

The challanges of IoT security and how to harden the edge

Download now


wholesale jerseys