Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology

Cadence Design Systems announced the availability of the industry’s first Verification IP (VIP) in support of the new PCI Express5.0 architecture. The Cadence VIP incorporates TripleCheck technology, which lets designers quickly and thoroughly complete functional verification of server and storage system-on-chip designs based on the PCIe 5.0 specification, providing designers with added confidence that designs can function as originally intended.

The differentiated, proven Cadence VIP has supported all recent PCIe standards and has been further optimized for the new 5.0 specification. Adopters of the PCIe 5.0 specification have access to the Cadence TripleCheck technology, which provides a verification plan with measurable objectives linked to the specification features and a comprehensive test suite with thousands of ready-to-run tests to ensure compliance with the specification. This enables designers to save time and deliver higher quality end-products. Additionally, designers have access to the Indago Protocol Debug App, which provides protocol-specific interactions between the design, the VIP and the testbench to find the root cause of any design bugs.

The Cadence VIP with TripleCheck technology is part of the Cadence Verification Suite and is optimized for Xcelium Parallel Logic Simulation, along with supported third-party simulators. The PCIe 5.0 VIP supports the company’s System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. The Verification Suite is comprised of best-in-class core engines, verification fabric technologies and solutions that increase design quality and throughput, fulfilling verification requirements for a wide variety of applications and vertical segments.

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

E-Mail Newsletters

nlsc240

Our 3 E-Mail Newsletters: EETimes/EDN Europe, Embedded News and Power Electronics News inform about the latest news in technology and products, as well as technical know-how like white papers, webinars, articles, etc.


B & S / ECE Magazine

- latest issue is online now -

June 2018

Content Highlights

Cover Story

The challanges of IoT security and how to harden the edge

Download now


wholesale jerseys