Cadence: Virtuoso Platform with advanced node support down to 5nm

Cadence Design Systems introduced major enhancements to its Cadence Virtuoso custom IC design platform that improve electronic system and IC design productivity. The enhancements affect almost every Virtuoso product, providing system engineers with a robust environment and ecosystem to design, implement and analyze complex chips, packages, boards and systems.

The updated Virtuoso System Design Platform now allows system engineers to seamlessly edit and analyze the most complex heterogeneous systems. It enables package, photonics, IC analog and RF engineers to work through a single platform and utilize the full breadth of the Virtuoso platform’s most trusted set of design applications. In the heart of the new system design environment is a set of technologies that enable simultaneous edits across multiple process design kits and technologies. The platform also provides seamless interoperability with Cadence SiP Layout and the Sigrity analysis technology portfolio for a comprehensive chip-to-board toolset.

In this release of the Virtuoso platform, Cadence incorporated innovative advanced-node methodologies that speed the designs done in process technologies from 22nm down to 5nm. By collaborating with leading-edge foundries, ecosystem partners and customers, Cadence developed advanced technologies that automatically manage process complexities with innovative methodologies that allow engineers to focus on their design intent. In circuit design and analysis, advanced statistical algorithms specifically targeting FinFET designs uncover circuit variances early, reducing design variation analysis time by approximately 20% using advanced statistical algorithms.

In layout design, a unique multi-grid system abstracts complex design rules of the latest 7nm and 5nm processes, while allowing engineers to increase their use of placement and routing technologies to significantly increase layout design productivity. Using these techniques with the enhancements made to the advanced methodology reduces layout effort by >3X in 7nm production designs.

Cadence made several enhancements to improve analog design and analysis. The Virtuoso Analog Design Environment simulation throughput is improved by up to 3x due to enhanced integration with the Cadence Spectre Circuit Simulator, increasing simulation throughput and using advanced analysis to reduce design iterations. Unique capabilities were added to the Virtuoso ADE Verifier to centralize cross-domain electrical specifications so the path to standards compliance (e.g., ISO 26262) is streamlined by approximately 30 percent.

The Virtuoso Layout environment is evolving from an electrically aware layout to the industry’s first electrically and simulation-driven layout using unique sets of in-design technologies to ensure circuit integrity and performance. This new simulation-driven layout addresses many of the electromigration and parasitic challenges of critical circuits and advanced-node designs. To increase layout automation, the new environment introduces breakthrough techniques for hierarchical floorplanning and planning along with new placement and routing automation technologies to increase layout design productivity and throughput and to shorten layout turnaround time.

With the complexity of today’s chips, one of the big challenges is dividing layout tasks among the design team. The Virtuoso platform now features an innovative concurrent real-time team design editing capability, allowing teams to distribute layout tasks and perform what-if explorations. This is particularly useful for design-rule check fixing, chip finishing and manual routing.

Cadence estimates that the new innovative layout environment with electrically driven routing and wire editing, real-time design editing and revolutionary design planning techniques improves productivity by up to 50 percent.

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

Arduino CEO Fabio Violante on their migration upwards in engineering

In this video Arduino CEO Fabio Violante talks about their ambitious migration upwards in engineering solutions and products with Alix Paultre in Tegernsee, Germany. Arduino, long known for their deve...


Silicon Lab CEO Tyson Tuttle talks about their wireless IoT portfolio

In this video Silicon Lab's Tyson Tuttle talks to Alix Paultre about their new wireless IoT portfolio. Wireless Xpress provides a configuration-based development environment, with certified Blueto...


Keysight's Joachim Peerlings talks about the new UXR series Oscilloscope

In this video Keysight's Joachim Peerlings talks about the new UXR series Oscilloscope with Alix Paultre at their launch event in Munich. The Infiniium UXR-Series of oscilloscopes has models rangi...


BrainChip explains their new Neuromorphic System-on-Chip

In this video, Bob Beachler of BrainChip talks to Alix Paultre about their latest single-chip neural network technology.  Spiking neural networks (SNNs) are inherently lower power than traditiona...


Vincotech – EMPOWERING YOUR IDEAS

In this video the Vincotech team walks us through the most important topics displayed on their booth at PCIM Europe 2018. It also explains why Vincotech is First in SiC Modules. Being very flexible in...


Microchip talks about their latest secure microcontroller

Microchip's new SAM L10 and SAM L11 families of 32-bit microcontrollers (MCUs) address the growing need for security in Internet of Things (IoT) endpoints by protecting against the increasing the ...


E-Mail Newsletters

nlsc240

Our 3 E-Mail Newsletters: EETimes/EDN Europe, Embedded News and Power Electronics News inform about the latest news in technology and products, as well as technical know-how like white papers, webinars, articles, etc.


B & S / ECE Magazine

- latest issue is online now -

November 2018

Content Highlights

Cover Story

Internet-connected displays make the industrial IoT more visible

Download now


wholesale jerseys