Cadence and NI collaborate to simplify next-generation semiconductor and RF development

Cadence Design Systems and NI announce a broad-ranging collaboration to improve the overall semiconductor development and test process of next-generation wireless, automotive and mobile integrated circuits and modules. To meet customers’ needs for a streamlined and comprehensive solution, Cadence and NI have pursued projects that integrate key design tool technologies into a common user environment toimprove the design, analysis and testing of analog, RF and digital ICs and system-in-package modules spanning from pre-silicon design to volumeproduction test. To further enhance RF development, Cadence has also launched the new Virtuoso RF Solution, which enables RF engineers to design, implement and analyze entire RF modules and RFICs from within the Virtuoso custom IC design platform.

Traditionally, each major stage in the IC development process has operated in isolation supported by a unique and dedicated set of design tools, models, languages and data formats, which can cause design failures due to the manual translation of data between numerous disjointed tools. To address this issue and streamline the RFIC and RF module design flow, Cadence delivered the following capabilities within the new Virtuoso RF solution:

  • RFIC and RF Module co-design: Provides a robust design environment enabling simultaneous editing of multiple ICs on a complex RF module while streamlining design to manufacturing tasks
  • Single “golden” schematic: Offers schematic-driven layout implementation, EM analysis and simulation and physical verification checks of RFIC and RF module design through a single schematic source, reducing design failures
  • Smart electromagnetic simulation interface: Includes an integration between the Cadence Sigrity PowerSI 3D EM Extraction Option and the Virtuoso RF Solution, which automates hours of manualwork required to run critical passive component and interconnect EM simulations so users can run multiple in-design experiments

As part of the collaboration between the two companies, the Cadence interface has been extended to include an integration with the AXIEM 3D planar EM simulator, within the Cadence Virtuoso RF Solution design environment. The AXIEM software’s fast solver technology readily addresses passive structures, transmission lines, large planar antenna and patch array problems with more than 100,000 unknowns, providing the accuracy, capacity and speed engineers need to help them ensure design integrity upon the first attempt. It also incorporates NI’s proprietary full-wave planar Method of Moments (MoM) technology that enables discrete- and fast-frequency sweeps.

The integrated Cadence and NI EM solutions equip engineers with a variety of EM analysis methods for designing RFICs and RF modules. Compatible models are critical to ensuring correlated results across different simulation tools. Cadence and NI are jointly working to deliver common transistor models, ensuring consistent simulation behavior of gallium arsenide (GaAs), gallium nitride (GaN) and silicon transistor models between Microwave Office circuit design software and the Cadence Spectre simulation platform.

The new Virtuoso RF Solution with the integrated AXIEM 3D planar EM solver technology will be sold and supported exclusively by Cadence to leverage years of development and customer deployment expertise.

More Information...

Latest News from Cadence Design Systems

Cadence selected for machine learning contract to accelerate electronic design innovation
Cadence: library characterization tool employs machine learning and cloud optimizations
Cadence and NI collaborate to simplify next-generation semiconductor and RF development
Cadence: analog IC design-for-reliability solution
Cadence: connect, share, and inspire at CDNLive EMEA 2018 user conference
Cadence: 5th gen Vision Q6 DSP targets smartphone, surveillance, automotive, AR/VR
Cadence: Virtuoso Platform with advanced node support down to 5nm
Cadence: Sigrity PowerDC supports open neutral file format for thermal interoperability
Cadence announces PCI Express 5.0 Verification IP with TripleCheck technology
Cadence: Xcelium logic simulation technology for Arm-based servers
Cadence achieves “Fit for Purpose - TCL1” certification in support of ISO 26262 standard
Cadence: Genus synthesis solution improves multi-functional printer SoCs design development
Cadence: tool suites optimized for Arm Cortex-A75 and Cortex-A55 CPUs and Mali-G72 GPU

DIN-Rail Embedded Computers from MEN Mikro

The DIN-Rail system from MEN is a selection of individual pre-fabricated modules that can variably combine features as required for a range of embedded Rail Onboard and Rail Wayside applications. The ...


Embedded Graphics Accelerates AI at the Edge

The adoption of graphics in embedded and AI applications are growing exponentially. While graphics are widely available in the market, product lifecycle, custom change and harsh operating environments...


ADLINK Optimizes Edge AI with Heterogeneous Computing Platforms

With increasing complexity of applications, no single type of computing core can fulfill all application requirements. To optimize AI performance at the edge, an optimized solution will often employ a...


Synchronized Debugging of Multi-Target Systems

The UDE Multi-Target Debug Solution from PLS provides synchronous debugging of AURIX multi-chip systems. A special adapter handles the communication between two MCUs and the UAD3+ access device and pr...


Smart Panel Fulfills Application Needs with Flexibility

To meet all requirement of vertical applications, ADLINK’s Smart Panel is engineered for flexible configuration and expansion to reduce R&D time and effort and accelerate time to market. The...


AAEON – Spreading Intelligence in the connected World

AAEON is moving from creating the simple hardware to creating the great solutions within Artificial Intelligence and IoT. AAEON is offering the new solutions for emerging markets, like robotics, drone...


ASIC Design Services explains their Core Deep Learning framework for FPGA design

In this video Robert Green from ASIC Design Services describes their Core Deep Learning (CDL) framework for FPGA design at electronica 2018 in Munich, Germany. CDL technology accelerates Convolutional...


Microchip explains some of their latest smart home and facility solutions

In this video Caesar from Microchip talks about the company's latest smart home solutions at electronica 2018 in Munich, Germany. One demonstrator shown highlights the convenience and functionalit...


Infineon explains their latest CoolGaN devices at electronica 2018

In this video Infineon talks about their new CoolGaN 600 V e-mode HEMTs and GaN EiceDRIVER ICs, offering a higher power density enabling smaller and lighter designs, lower overall system cost. The nor...


Analog Devices demonstrates a novel high-efficiency charge pump with hybrid tech

In this video Frederik Dostal from Analog Devices explains a very high-efficiency charge-pump demonstration at their boot at electronica 2018 in Munich, Germany. Able to achieve an operating efficienc...


Microchip demonstrates a flexible motion control platform at electronica

In this video Marcus from Microchip explains a motion control demonstration at their booth at electronica 2018 in Munich, Germany. The demonstration underscores the ability of the solution to rapidly ...


Infineon goes over their latest SiC devices for automotive systems

In this video an Infineon engineer goes over their latest Silicon Carbide (SiC) devices for automotive systems at electronica 2018 in Munich, Germany. Among the devices described are an inverter for a...


Bertrand Lombardo of Honeywell, Sensing requirements of IoT

Bertrand Lombardo, Sales director for EMEA for Honeywell SIOT discusses future sensing trends in relation to IoT at Electronica 2019 with Alix Paultre. Links to more information: Dynamic Hone...


Analog Devices updates their Silent Switcher technology

In this video an FAE from Analog Devices explains the latest version of their Silent Switcher technology, which addresses noise issues in power systems. He describes a live demonstration in their boot...


Western Digital talks about their automotive-grade memory solutions

In this video Martin Booth from Western Digital talks about the company's memory solutions specifically designed for automotive applications and the harsh environments involved. Systems such as ne...


Picotest demonstrates their latest advanced power test solutions

In this video Steve Sandler from Picotest shows us two of the company's latest test solutions at electronica 2018 in Munich, Germany. The first demo is of a micro-Ohm-resolution power rail measure...


STMicro describes their latest smart 48V DC brushless motor driver board

In this video an engineer from STMIcroelectronics explains a motor-driver board setup based on their L9907 smart power device at electronics 2018 in Munich, Germany. Based on BCD-6s technology. the de...


Microchip shows their newest PolarFire FPGAs at electronica 2018

In this video Microchip shows a one of the demos highlighting the capabilities of their newest low-power PolarFire FPGAs at electronica 2018 in Munich, Germany. The demonstration shown here is a kit f...


Western Digital discusses their memory solutions for Cloud-enabled devices

In this video Ze'ev Paas of Western Digital talks to Alix Paultre of Aspencore Media about their latest memory products at electronica 2018 in Munich, Germany. Depending on the application space, ...


Picotest explains a couple of power test systems at electronica 2018

In this video Steve Sandler from Picotest explains a couple of his power test systems at electronica 2018 in Munich, Germany. The first demonstration shows a micro-Ohm measurement system, and the seco...


wholesale jerseys